This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problems Mailbox.

THIS PAGE BLANK (USPTO)

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

G06F 9/455

A1

(11) International Publication Number: WO 98/57262

(43) International Publication Date: 17 December 1998 (17.12.98)

(21) International Application Number:

PCT/EP98/03568

(22) International Filing Date:

12 June 1998 (12.06.98)

(30) Priority Data:

08/874,660

13 June 1997 (13.06.97)

US

(63) Related by Continuation (CON) or Continuation-in-Part (CIP) to Earlier Application

US

08/874,660 (CIP)

Filed on

13 June 1997 (13.06.97)

(71) Applicant (for all designated States except US): TELEFONAK-TIEBOLAGET LM ERICSSON [SE/SE]; S-126 25 Stockholm (SE).

(72) Inventor; and

(75) Inventor/Applicant (for US only): SKOGBY, Staffan [SE/SE]; Bergavägen 2, S-182 53 Danderyd (SE).

(74) Agents: VON FISCHERN, Bernhard et al.; Hoffmann. Eitle, Arabellastrasse 4, D-81925 München (DE).

(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, GW, HU, ID, IL, IS, IP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: SIMULATION OF COMPUTER PROCESSOR

(57) Abstract

An instruction emulation system translates target instructions into emulation instruction for execution by a host processor. A jump table has pointer entries employed to locate, in a translation instruction memory, sets of translating instruction for generating emulation instructions executable by the host for each of the differing types of target instructions. In one embodiment, each of pointer entries in the jump table has an entry length which is no greater than the shortest target instruction length, thereby enabling the jump table to handle target instructions of non-uniform instruction length. For another embodiment in which the target instructions comprise blocks of target instructions, including signal-handling target instructions, the jump table is augmented by a jump table shadow memory which saves memory requirements for code complication. In another embodiment, the jump table memory is partitioned into segments corresponding to the blocs stored in the target instruction memory. Selected ones of the segments of the jump table memory are uncompacted in accordance with a recent utilization criteria and non-selected ones of the segments are compacted.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

	Albert	ES	Spain	LS	Lesotho	SI	Slovenia
AL	Albania	FI	Finland	LT	Lithuania	SK	Slovakia
AM	Armenia	FR	France	LU	Luxembourg	SN	Senegal
AT	Austria		Gabon	LV	Latvia	SZ	Swaziland
AU	Australia	GA		MC	Monaco	TD	Chad
AZ	Azerbaijan	GB	United Kingdom	MD	Republic of Moldova	TG	Togo
BA	Bosnia and Herzegovina	GE	Georgia	MG	Madagascar	TJ	Tajikistan
BB	Barbados	GH	Ghana	MK	The former Yugoslav	TM	Turkmenistan
BE	Belgium	GN	Guinea	IVIE	Republic of Macedonia	TR	Turkey
BF	Burkina Faso	GR	Greece		-	TT	Trinidad and Tobago
BG	Bulgaria	HU	Hungary	ML	Mali	ÜA	Ukraine
BJ	Benin	IE	Ireland	MN	Mongolia	UG	Uganda
BR	Brazil	IL	Israel	MR	Mauritania	US	United States of America
BY	Belarus	IS	Iceland	MW	Malawi		Uzbekistan
CA	Canada	IT	Italy	MX	Mexico	UZ	Viet Nam
CF	Central African Republic	JP	Japan	NE	Niger	VN	
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania	•	
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation	•	
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

SIMULATION OF COMPUTER PROCESSOR

Background

1. Field of Invention

This invention pertains to the simulation or emulation on a processor of a simulating computer system of programmed instructions prepared for a processor of a simulated computer system.

2. Related Art and Other Considerations

Computer systems have processors which recognize and execute coded instructions, e.g., software, in order to perform activities and thereby obtain desired results and/or outputs. To be executed by any particular processor, a coded instruction must be interpreted or otherwise reducible for expression as an instruction belonging to a predefined instruction set which is native to the processor.

Differing types of processors can (and typically do) have differing instruction sets. Yet, it is often necessary to execute instructions prepared or written for a first type of processor (herein referred to as the target processor) on a second type of processor (herein referred to as the host processor). That is, circumstances may require that instructions coded in accordance with an instruction set of the target processor be executed on the host processor, although the host processor utilizes a different instruction set than the target processor.

Such can occur, for example, when it is necessary or desirable for the host processor to simulate or emulate the target processor, e.g., in order to test software written for the target processor.

When a host processor serves to emulate a target processor, the host processor stores the software written for the target processor (i.e., the target instructions) in a memory. host processor executes an emulation program, which includes both a translation process and a translated-instruction execution process. In connection with the translation process, the emulation program decodes each target instruction to determine its type (e.g., an "add registers" instruction, a "move" instruction, etc.). For the translation process, the host processor has access elsewhere in memory to translation code. The translation code is written in accordance with the instruction set of the host processor. For each type of target instruction, the translation code includes a series of host instructions which enable the host processor to generate emulation code (in accordance with the host instruction set). The emulation code enables the host processor to perform equivalent actions as required by the target instruction.

In simulation/emulation situations such as that summarized above, it has been known to use a jump table. In essence, the jump table contains pointers to the series of host instructions in the translation code which generate the emulation code corresponding to the target instruction. That is, when the emulation program decodes a target instruction to determine its

type, for that particular target instruction type the jump table has a pointer to the particular translation code which generates emulation code in terms of the host instruction set. Jump tables are described, e.g, in MacGregor=s International Patent Application PCT/GB87/00202, AARRANGEMENT FOR SOFTWARE EMULATION®.

Jump tables can interject delay and increase memory requirements. Accordingly, avoiding jump tables is described in the prior art. See, for example, Davidian=s International Patent Application PCT/US94/03911, AMETHOD FOR DECODING GUEST INSTRUCTIONS FOR A HOST COMPUTER@, which decodes guest instructions based on direct access to instructions in an emulation program.

Simulation and emulation are particularly important in modeling complex processing systems such as those employed in the telecommunications industry. Such processing system typically have an instruction processor which executes blocks of code. The blocks of code are stored in a memory known as the program store. The instruction processor must also be capable of handling signals. As used herein, a "signal" is a message sent from one block of code to another. The signal comprises both a signal header and a signal body. The signal header includes an identifier of the sending block and the recipient block, as well as a signal number or type. The signal body includes data which is to be utilized by the recipient block in the execution of the signal.

When such a processing system as described in the

preceding paragraph is considered a target processor for emulation on a host processor, an efficient method is necessary for translating the blocks of code and the signals. Moreover, should the target processor utilize an instruction set having non-uniform instruction length, coordinating target instructions to jump table locations becomes problematic.

What is needed, therefore, and an object of the present invention, is an emulation/simulation system that is efficient, compact, and able to both handle signals and target instructions of non-uniform length.

SUMMARY

An instruction emulation system translates target instructions into emulation instructions for execution by a host processor. A jump table has pointer entries employed to locate, in a translation instruction memory, sets of translating instructions for generating emulation instructions executable by the host for each of the differing types of target instructions.

In one embodiment, each of pointer entries in the jump table has an entry length which is no greater than the shortest target instruction length, thereby enabling the jump table to handle target instructions of non-uniform instruction length.

For another embodiment in which the target instructions comprise blocks of target instructions, including signal-handling target instructions, the jump table is augmented by a jump table

shadow memory. The jump table shadow memory has a plurality of jump table shadow tables, each jump table shadow table being paired with one of the plurality of blocks having a signal-handing target instruction. Each jump table shadow table has a copy of a jump table entry associated with the signal handling target instruction included the block with which the jump table entry table is paired. When compiling a designated block of target instructions, the host processor compiles a portion of the jump table which corresponds to the designated block and the jump table shadow table for any other block invoked by a signal generated by the designated block.

In another embodiment, the jump table memory is partitioned into segments corresponding to the blocks stored in the target instruction memory. Selected ones of the segments of the jump table memory are uncompacted in accordance with a recent utilization criteria and non-selected ones of the segments are compacted.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other objects, features, and advantages of the invention will be apparent from the following more particular description of preferred embodiments as illustrated in the accompanying drawings in which reference characters refer to the same parts throughout the various views. The drawings are not necessarily to scale, emphasis instead being placed upon illustrating the principles of the invention.

Fig. 1 is a schematic view of a host system which

translates target instructions into emulation instructions and which executes the emulation instructions.

Fig. 2 is a diagrammatic view showing pipelined coordination by a emulation supervisory routine of translation of target object code to emulated instructions and of execution of the emulated instructions.

Fig. 3 is a diagrammatic view showing an interrelationship, according to one mode of the invention, between a target object code area, a jump table, and translation instruction area in which a translation routine resides.

Fig. 4 is a schematic view of another embodiment of a host system according to the present invention, which embodiment reduces size of a jump table by the provision of jump table shadow tables.

Fig. 5 is a diagrammatic view showing an interrelationship, according to the embodiment of Fig. 4, between a target object code area, a jump table, a translation instruction area, and a jump table shadow table.

Fig. 6 is a diagrammatic view showing memory utilized for compilation of instructions necessary for translating a block in accordance with the embodiment of Fig. 4.

Fig. 7 is a schematic view of another embodiment of a host system according to the present invention, which embodiment

reduces size of a jump table by utilization of a time-stamped compaction technique.

Fig. 8 is a diagrammatic view showing an interrelationship, according to the embodiment of Fig. 7, between a target object code area, a jump table, and a time stamp memory area.

Fig. 9a is a diagrammatic view showing an interrelationships, according to one mode of the invention, between a target code module, a jump table and an emulation code area.

Fig. 9b is a diagrammatic view showing the organization of in-line emulation code.

Fig. 10 is a diagrammatic view of the interrelationships between a modified target instruction, a intermediary generation table, and the translation into emulation code.

DETAILED DESCRIPTION OF THE DRAWINGS

In the following description, for purposes of explanation and not limitation, specific details are set forth such as particular architectures, interfaces, techniques, etc. in order to provide a thorough understanding of the present invention. However, it will be apparent to those skilled in the art that the present invention may be practiced in other embodiments that depart from these specific details. In other instances, detailed descriptions of well known devices, circuits,

and methods are omitted so as not to obscure the description of the present invention with unnecessary detail.

Fig. 1 shows a host computer system 110 which simulates or emulates an unillustrated target computer system. Host computer system 110 has a host processor, e.g., CPU 112, which communicates with other host constituent units over bus 114. The other host constituent units include input device(s) (e.g., keyboards and pointers [e.g., mouse]) 116; output device(s) (e.g., displays, printers) 118; input/output storage device(s) 120 (e.g., disk drives); read only memory (ROM) 122; and, random access memory (RAM) 130. The person skilled in the art understands that various ones of these constituent units are connected to bus 114 through appropriate interfaces. Host computer system 110 can be, for example, a SPARC workstation marketed by Sun Microsystems.

As schematically depicted in Fig. 1, RAM 130 includes a number of routines and area (e.g., sections or tables). For example, target object code area 132, also known as the target instruction memory, is used to store programmed instructions coded for the unillustrated target processor. The target instructions stored in target object code area 132 of RAM 130 are typically obtained from an external storage media (e.g., via I/O storage device 120) and transferred as necessary, e.g., cached, into RAM 130. By "coded for the unillustrated target processor" is meant that the target instructions are formatted in accordance with the instruction set of the target processor, e.g., the target instructions are written as assembly level instructions using the instruction set of the target processor. The target instructions

stored in target object code area 132 are intended to cause the target processor to perform specified activities and/or obtain specified results. However, as hereinafter described, the target instructions stored in target object code area 132 are instead translated by host computer 110 into instructions which host computer 110 can understand for attempting to accomplish the same specified activities and/or obtain specified results.

Also included in RAM 130 are various programmed routines executed by host processor 112, including an emulation/simulation supervisory routine (ESR) 133; decoding routine 134; translation routine 135; and, emulation execution routine 136. In addition, RAM 130 has stored therein a jump table 140 and an emulation instruction storage area 142.

Fig. 2 shows how emulation supervisory routine coordinates pipelined performance of translation of target object code to emulated instructions and execution by the host of the emulated instructions. In brief, when emulation supervisory routine 133 determines that it is time to fetch target instructions from target object code area 132, the fetched target instructions are analyzed by decoding routine 134. Decoding routine 134, knowing the structure of the target instruction set, picks apart a fetched target instruction and determines its type, e.g., whether the fetched instruction is an Aadd register@ instruction for adding the contents of two registers, a Amove@ instruction for moving the contents of one register into another register or address, etc. The analysis of the fetched target instruction is premised upon understanding by decoding routine 134

of the predefined operation codes and fields of the target instruction sets. With the benefit of the analysis performed by decoding routine 134, translation routine 135 builds a set of emulation instructions for storage in emulation instruction area 142. The emulation instructions stored in area 142 are formatted in the instruction set of host processor 112. The emulation instructions generated for the fetched target instruction are configured to cause host processor 112 to perform the same actions as would the target processor upon executing the fetched target instruction. Emulation execution routine 136 obtains the emulation instructions from area 142 for execution by host processor 112. When emulation execution routine 136 determines that more emulation instructions are necessary for filling in emulation instruction storage area 142, an interrupt is generated to translation routine 135 as shown by line 150 in Fig. 2. response to the interrupt, more target instructions are fetched, decoded, and translated for supply to emulation instruction storage area 142.

An important aspect of the present invention is the translation of fetched target object code into emulation instructions which are executable by host processor 112.

To this end, more detailed discussion is provided below pertaining to modes of the translation, including configurations and usages of jump table 140.

Fig. 3 shows an interrelationship, according to one mode of the invention, between target object code area 132, jump table 140; and translation instruction area 135 in which the

11

translation routine resides. As indicated in Fig. 3, the target instructions stored in target object code area 132 having differing instruction lengths. For example, target instruction 310 is a four byte instruction, target instruction 312 is a two byte instruction, and target instruction 314 is a four byte instruction. Thus, in the illustrated embodiment, the shortest target instruction length is two bytes.

Each target instruction stored in target object code area 132 must be translated into instructions, known as emulation instructions, which are executable by host processor 112 so that host processor 112 will perform the same action as would the target processor upon execution of the target instruction. this end, translation routine 135 includes, for each type of target instruction, a set of translating instructions for generating emulation instructions. For example, translation routine 135 includes a set 320 of translation instructions which are suitable for building a set 330 of emulation instructions in accordance with the target instruction type to which target instruction 310 belongs. As another example, translation routine 135 includes a set 322 of translation instructions which are suitable for building a set 332 of emulation instructions in accordance with the target instruction type to which target instruction 312 belongs.

In the course of instruction translation it is necessary to locate, in translation instruction area 135, the particular set (e.g., set 320 or 322) of translation instructions suitable for building the emulation instructions for storage in

emulation instruction storage area 142. To this end jump table 140 is employed. As shown in Fig. 3, jump table 140 has a plurality of slots or entries 340(1) through 340(n). Each entry 340 in jump table 140 has a length SL which is no greater than the shortest target instruction length, i.e., two bytes in the illustrated embodiment.

Upon fetching and decoding by decoding routine 134, each target instruction in target object code area 132 is assigned a pointer to the set of translation instructions in area 135 which can be utilized to build a corresponding set of emulation instructions. For example, entry 340(3) contains a pointer for target instruction 310, the pointer of entry 340(3) referencing the address of set 320 of translation instructions in area 135. Similarly entry 340(5) contains a pointer for target instruction 312, the pointer of entry 340(5) referencing the address of set 332 of translation instructions in area 135. Each pointer is stored in a unique location in jump table 140. In fact, jump table 140 and target object code area 132 are so configured and addressed that the address of the target instruction in the target object code area 132 can be used to obtain the address of the corresponding pointer in jump table 140. In particular, the byte address following the target instruction in the target object code area 132, when divided by the standard length SL of the entries in jump table 140, yields the entry number of the corresponding pointer in jump table 140. For example, in the illustrated embodiment, the pointer for target instruction 312 (which ends at address 10 of area 132), is stored at entry 10/SL = 10/2 = 5 of jump table 140.

Thus, the structure of jump table 140 of the embodiment of Fig. 3 facilitates utilization of target instructions of variable, i.e., non-uniform length, and yet maintains an efficient indexing scheme for locating pointer entries in jump table 140 for the target instructions. Such is accomplished by providing jump table 140 with a granularity which is the same as the length of the shortest target instruction. However, each entry in jump table 140 still needs to be sufficiently long so that it can contain the address of the set of translation instructions in area 135 to which it points. Thus, jump table 140 must be twice as large as the target program whose target instructions are stored in target object code area 132. For some applications, the size of jump table 140 would then become unacceptably large, inviting one or more mechanisms as described below for reducing the size of jump table 140.

Figure 9a illustrates the hybrid model aspects of one embodiment of the invention. The model of Figure 9a merges the advantages of a common execution thread model with the advantages of an in-line model. Specifically, the hybrid model achieves the fast calculation of jump destinations and the efficient handling of program counter calculation from target to host code that are provided by pure thread models. The hybrid model also achieves the speed advantage provided by a pure in-line model.

The hybrid system of Figure 9a achieves these advantages with the target code module 900 interacting with the emulation code area 912 via the jump table 910 having associated

14

jump table pointers 910(1) through 910(n). The target processor instructions are translated into the emulation code dynamically, "on the fly." But the translation is done for blocks of target instructions which will be consecutively executable without any jumps. In this way, the host computer can execute code in a straight flow without undue pipeline breaks.

The emulation code 912 is then executed consecutively, in-line, as shown in Figure 9a. This means that the emulation code can be executed without the usual linkage instructions between the blocks of emulation code 912(1) through 912(n). This ensures that the host computer can execute the emulation code quickly, without breaking the pipeline of executable emulation instructions, except for situations such as address translations, interrupts or breakpoints.

As illustrated in Figure 9b, consecutive host code emulation blocks are collapsed into in-lined blocks to save linkage instructions. In the example embodiment of Figure 9b, the boundaries for each compilation block can be determined by examining the flow-control instructions. Incremental compilation is started when execution reaches a non-compiled target instruction, which typically happens when branching. The block is compiled until a branch is reached and is stopped at a branch inside the block. This generation results in an emulation code block that starts and stops at branch destinations.

The example rules for compiling the block selections in Figure 9b are:

- The first instruction at a branch destination starts a block, unless the instruction is already compiled.
- The block continues until the first branch instruction is reached, except for the following cases:
 - 2.1 If the branch is backwards into the current block, the block is not stopped and compilation continues.
 - 2.2 A local (e.g., less than the page size)
 forward branch does not stop the block
 unless there is another branch between the
 forward branch and the destination of the
 forward branch that does not apply to rule
 2.1 and 2.2
- 3. The first instruction after a conditional branch also starts a block.

These rules can be simplified to the following without loss of efficiency in practice:

- The first instruction at a branch destination starts a block, unless the instruction is already compiled.
- 2. The block continues until the first non-

16

conditional branch instruction.

In Figure 9b, for example, the first instruction at the branch starts executable block 920 and the first non- conditional branch instruction ends it. Based on these two branches, block 920 is defined and stored in emulation code buffer 912. The next block 921 begins at the first branch and continues to the indicated "branch out." Note, in block 921 the intermediary "branch back" does not end block 921 since this "branch back" branches backward but also into the current block and thus can be executable in the emulation code without external jumps or a break in the pipeline. The "branch back" of block 921 thus follows rule 2.1 above by not ending the block 921.

Block 922 of Figure 9b begins at the "branch in" and ends at the conditional "branch out" in accordance with rule 3 above. Between these branches, block 922 includes a short "branch forward" which does not end the block 922 due to its relative size, as listed in rule 2.2. Note that this rule may lead to compilation of code 924 that is not executed following the branch forward instruction up to the point where the branch forward returns to the instruction set. Also, "conditional branch" ends and begins blocks 922 and 923 in accordance with rule 3.

Host system 410 of Fig. 4 achieves a small number of entries in its jump table 440. Host system 410 of Fig. 4 resembles host system 110 above described with respect to Fig. 1, except as otherwise noted herein, e.g., by differently referenced constituent elements. One primary difference between host system

17

410 and host system 110 is the provision in RAM 130 of host system 410 of a jump table shadow area 444. The utilization of jump table 440 and jump table shadow area 444 are illustrated and expounded with reference to Fig. 5.

Host system 410 of Fig. 4 is particularly adapted for target instructions which are grouped into blocks, with at least some of the blocks including signal-handling target instructions. For example, for simplification target object code area 132 of Fig. 5 is shown as having stored therein one block 510A. Composing block 510A are various target instructions, including a group 512(1) of target instructions for handling a first signal; a group 512(2) of target instructions for handling a second signal; and a group 512(n) of target instructions for handling a last signal. As explained previously, a "signal" is a message sent from one block of code to another. The signal comprises both a signal header and a signal body. The signal header includes an identifier of the sending block and the recipient block, as well as a signal number or type. The signal body includes data which is to be utilized by the recipient block in the execution of the signal. Thus, in the example shown in Fig. 5, block 510A can receive any one of the first through last signals, in which case block 510A must be complied and translated. In addition, block 510A can also generate signals which are sent to other blocks.

As understood from the foregoing, each target instruction in block 510A, including the signal-handling target instructions included in groups 512(1) through 512(n), have corresponding pointers stored in jump table 540, with those

18

pointers in turn referencing addresses of sets of translating instructions in area 135. For example, group 512(1) has three target instructions, for which three corresponding pointers are stored in jump table 540. The pointers in jump table 540 reference sets 535-512(1)-1 through 535-512(1)-3, respectively, of translating instructions in area 135. Similarly, and as another example, the pointers in jump table 540 for the signal-handling target instructions included in group 512(n) address sets 535-512(n)-1 through 535-512(n)-3, respectively, of translating instructions in area 135.

Fig. 5 also shows that, for block 510A, a jump table shadow table 540-510A is included in jump table shadow area 444. Jump table shadow table 540-510A has entries for each of the signals which block 510A is expected to handle. In this regard, jump table shadow table 540-510A has entries 540-510A-12(1) through 540-510A-12(n) corresponding to groups 512(1) through 512(n) of signal-handling target instructions included in block 510A. Each entry in jump table shadow table 540-510A is a copy of the entry in jump table 440 corresponding to the first target instruction in the corresponding group of signal-handling target instructions. For example, the first entry in jump table shadow table 540-510A, which is an entry for the first signal, is a copy of the pointer in jump table 540 which points to address 535-512(1)-1 of area 135. Similarly, the last entry in jump table shadow table 540-510A, which is an entry for the last signal, is a copy of the pointer in jump table 540 which points to address 535-512(n)-1 of area 135.

Fig. 6 shows the embodiment of Fig. 5, but with a plurality of blocks 510A, 510B, ... 310J, each having a respective one of the jump table shadow tables 540-510A, 540-510B, ... 540-510J. Thus, particularly with reference to the preceding discussion, it is understood that jump table shadow tables for each block 510A, 510B, ... 310J, has entries for each signal handled by the respective block. In this regard, the number of entries in the jump table shadow table for any given block can be determined from the signal distribution table for that block.

Fig. 6 also shows compilation of code for translating a block of the target program. As understood from Fig. 6, host processor 112 need not have access to the entire jump table 440, but instead only so much of jump table 440 as is necessary for the block being translated, plus the jump table shadow tables for every other block for which signals are generated by the block being translated. Thus, in the example of Fig. 6 in which block 510A generates signals for each of blocks 510B - 510N, host processor 112 need only have access to the memory areas framed by line 600 in Fig. 6.

Since host processor 112 does not need access to the entire jump table 440 of Fig. 4, it is understood that the remainder of jump table 440 can be stored elsewhere than in RAM 130. For example, the remainder of jump table 440 can be stored on a disk or the like, such as is handled by I/O storage device 120 or some other caching technique employed.

Fig. 7 illustrates another memory-saving embodiment of

20

a host system 710, and particularly an embodiment utilizing compaction of data in jump table 740. Host system 710 of Fig. 7 resembles host system 110 above described with respect to Fig. 1, except as otherwise noted herein, e.g., by differently referenced consitituent elements. One primary difference between host system 710 and host system 110 is the provision in RAM 130 of host system 710 of a time stamp memory area 746. The utilization of time stamp memory area 746 in conjunction with compaction of data in jump table 740 is illustrated and expounded with reference to Fig. 8.

In Fig. 8, target object code area 732 has a plurality of blocks 710A through 710N. As in the foregoing embodiments, each target instruction of each block has a corresponding pointer in jump table 740. Although unillustrated in Fig. 8, it should be understood that the pointers in jump table 740 point to sets of translation instructions in like manner as described in connection with other embodiments described herein.

As shown in Fig. 8, block 710A has its set of pointers 740-10A in jump table 740, block 710B has its set of pointers 740-10B in jump table 740, and so forth continuing to block 710N. The sets of pointers in jump table 740 which are shown in broken lines are compacted, i.e., have packed data, while the sets of pointers in jump table 740 which are shown in solid lines are uncompacted.

As further shown in Fig. 8, each set of pointers 740-10A through 740-10N in jump table 740 has a time stamp stored

in time stamp memory area 746. For example, set 740-10A has a time stamp 746-10A; set 740-10B has a time stamp 746-10B; and so forth. For uncompacted sets, each time stamp indicates a relative time at which the set of pointers in jump table 740 was uncompacted. For example, time stamp 746-10B indicates that set 740-10B was uncompacted at time 1552; time stamp 746-10N indicates that set 740-10N was uncompacted at time 1554.

Thus, in the embodiment of Fig. 7, jump table 740 is split into segments, one for each block of the target program. These segments are packed and unpacked independently. When compiling code for a block, host processor 710 unfolds the associated segment in jump table 740 so that the standard immediate lookup mechanism is available for calculation of local branch destinations. When the execution thread leaves the current block, host processor 710 recompacts the associated segment in jump table 740.

Preferably, host processor 710 allows only a predetermined number, e.g., 20 to 50, of segments of jump table 740 to be unpacked simultaneously. As indicated above, these unpacked segments are time-stamped. The least-recently used segment of jump table 740, as determined from the time stamp memory area 746, is packed when the need for unpacking a new segment arises. Preferably, only a small number of blocks will be active most of the time, so the embodiment of Fig. 7 in such cases provides a good trade-off between time and memory requirements.

Another aspect which may optionally, and preferably, be

22

incorporated into the present embodiments of the invention is an incremental compiler used as an intermediate step in the translation of code from the target code to the emulation code. The function pointers between the target code and the emulation code can be initially defined by references to functions for decoding the target instructions and generating the emulation instructions. In this way, changes to the target computer system can be accommodated in the translation by updating the table references that are consulted during the translation steps.

That is, instead of a translation that simply decodes target instructions and generates corresponding simulation code, the example embodiment of Figure 10 employs translation step 1003, which pulls its target instructions from generation table 1002 and performs Aprologue@ and Aepilogue@ routines respectively before and after the actual emulation code generation. These routines are described in greater detail below.

The example of Figure 10 shows an add register instruction being decoded and re-generated as emulation code. The code conversion process begins by reading the target instruction 1001. In this case, the target instruction is an add register instruction from Arl@ to Ar2@ at location H=5F. This instruction is loaded in generation table 1002 at location 1004, thus updating generation table 1002 to accommodate the new instruction step in the emulation code generation routines. Translation step 1003 then pulls the change instruction from 1004, executes 1) the prologue routine, 2) the emulation code generation routine, and 3) the epilogue routine.

23

The prologue routine is called before the code generation routine in order to ensure that sufficient space is available in the host code buffer area, and in order to update the jump table pointers (for example, 140).

The epilogue routine is called after the code generation to perform several functions. First, the epilogue routine may monitor and execute time-outs for simulation routines, after a certain number of execution cycles have occurred. Also, appropriate handling of delayed signals (by, for example, job buffers) can occur in the epilogue routine. The epilogue routine also can monitor the number of executed instructions made in a simulation cycle for comparison to a threshold. Also, the epilogue routine will update a program counter by adding the size of the just-executed instruction to it. In this way, the epilogue routine insures that the program counter is maintained current at any translation occurrence.

In accordance with yet another example embodiment of the invention. The memory for host computer to store the emulation code is allocated in appropriate chunks by the host computer, as simulated target instructions are written to it. In addition, the host computer can simulate memory allocation that would be used by the target computer executing the target instructions.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it

24

will be understood by those skilled in the art that various alterations in form and detail may be made therein without departing from the spirit and scope of the invention.

25

CLAIMS

- 1. An instruction emulation system which translates target instructions into emulation instructions, the system comprising:
- a host processor which executes instructions formatted in accordance with a host processor instruction set;
- a target instruction memory in which the target instructions are stored, the target instruction memory having target instructions of differing types, the target instructions stored in the target instruction memory having non-uniform instruction length including a shortest target instruction length;

an translation instruction memory, the translation instruction memory having sets of translating instructions for generating emulation instructions for each of the differing types of target instructions, the sets of translating instructions being formatted in accordance with the host processor instruction set, the emulation instructions also being formatted in accordance with the host processor instruction set, the emulation instructions generated for a particular target instruction being structured to accomplish a same activity as the particular target instruction for which it is generated;

a jump table memory having a plurality of entries, each of the plurality of entries in the jump table having an entry length which is no greater than the shortest target instruction length, a selected target instruction in the target instruction

26

memory having associated therewith a selected entry in the jump table memory, the selected entry in the jump table memory having stored therein a pointer to a specific one of the sets of translation instructions in the translation instruction memory.

2. An instruction emulation system which translates target instructions into emulation instructions, the system comprising:

a host processor which executes instructions formatted in accordance with a host processor instruction set;

a target instruction memory in which the target instructions are stored, the target instructions being grouped into a plurality of blocks, at least some of the blocks having both a signal handing target instruction and a non-signal handling target instruction;

an translation instruction memory, the translation instruction memory having sets of translating instructions for generating emulation instructions for the target instructions, the sets of translating instructions being formatted in accordance with the host processor instruction set, the emulation instructions generated for a particular target instruction being structured to accomplish a same activity as the particular target instruction for which it is generated;

a jump table memory having stored therein a plurality of entries, a selected target instruction in the target instruction memory having associated therewith a selected entry in

the jump table memory, the selected entry in the jump table memory having stored therein a pointer to a specific one of the sets of translation instructions in the translation instruction memory;

a jump table shadow memory having a plurality of jump table shadow tables, each jump table shadow table being paired with one of the plurality of blocks having a signal handing target instruction, each jump table shadow table having stored therein a copy of a jump table entry associated with the signal handling target instruction included the block with which the jump table entry table is paired;

wherein, in compiling a designated block of target instructions, the host processor compiles a portion of the jump table which corresponds to the designated block and the jump table shadow table for any other block invoked by a signal generated by the designated block.

- 3. An instruction emulation system which translates target instructions into emulation instructions, the system comprising:
- a host processor which executes instructions formatted in accordance with a host processor instruction set;
- a target instruction memory in which the target instructions are stored, the target instructions being grouped into a plurality of blocks;

an translation instruction memory, the translation

28

instruction memory having sets of translating instructions for generating emulation instructions for each of the target instructions;

a jump table memory having a plurality of entries, a selected target instruction in the target instruction memory having associated therewith a selected entry in the jump table memory, the selected entry in the jump table memory having stored therein a pointer to a specific one of the sets of translation instructions in the translation instruction memory;

wherein the jump table memory is partitioned into segments corresponding to the blocks stored in the target instruction memory, and wherein selected ones of the segments of the jump table memory are uncompacted in accordance with a recent utilization criteria and non-selected ones of the segments are compacted.

4. A method of using a host processor to simulate a target processor, the method comprising:

fetching, from a target instruction memory, target instructions coded in accordance with an instruction set of the target processor;

decoding the target instructions;

translating the target instructions into emulation instructions, the emulation instructions being formatted in accordance with an instruction set of the host processor;

29

executing the emulation instructions using the host processor;

wherein the fetching, decoding, translating, and executing steps are performed coordinated in pipeline fashion.

5. The method of claim 4, wherein the step of translating the emulating instructions includes storing the emulation instructions in an emulation instruction area of a memory, wherein the step of executing the emulation instructions includes obtaining the emulation instructions from the memory, and wherein the method further comprises:

making a determination when more emulation instructions are needed for execution by the host processor, and

in response to the determination, interrupting the decoding and translating of the target instructions in order to fetch more target instructions.

6. The method of claim 4, wherein the target instruction memory has target instructions of differing types, the target instructions stored in the target instruction memory having non-uniform instruction length including a shortest target instruction length; and wherein the method further comprises:

executing a translation routine to perform the step of translating the target instructions into emulation instructions, the translation routing comprising translation instructions stored in a translation instruction memory, the translation instruction

memory having sets of translating instructions for generating emulation instructions for each of the differing types of target instructions, the sets of translating instructions being formatted in accordance with the host processor instruction set, the emulation instructions generated for a particular target instruction being structured to accomplish a same activity as the particular target instruction for which it is generated; and

providing a jump table memory having a plurality of entries, each of the plurality of entries in the jump table having an entry length which is no greater than the shortest target instruction length, a selected target instruction in the target instruction memory having associated therewith a selected entry in the jump table memory, the selected entry in the jump table memory having stored therein a pointer to a specific one of the sets of translation instructions in the translation instruction memory.

7. The method of claim 4, further comprising: grouping the target instructions being grouped into a plurality of blocks, at least some of the blocks having both a signal handing target instruction and a non-signal handling target instruction;

executing a translation routine to perform the step of translating the target instructions into emulation instructions, the translation routing comprising sets of translation instructions stored in a translation instruction memory for generating emulation instructions for each of the differing types of target instructions, the sets of translating instructions being formatted in accordance with the host processor instruction set, the emulation instructions generated for a particular target

31

instruction being structured to accomplish a same activity as the particular target instruction for which it is generated; and

providing a jump table memory having stored therein a plurality of entries, a selected target instruction in the target instruction memory having associated therewith a selected entry in the jump table memory, the selected entry in the jump table memory having stored therein a pointer to a specific one of the sets of translation instructions in the translation instruction memory;

providing a jump table shadow memory having a plurality of jump table shadow tables, each jump table shadow table being paired with one of the plurality of blocks having a signal handing target instruction, each jump table shadow table having stored therein a copy of a jump table entry associated with the signal handling target instruction included the block with which the jump table entry table is paired;

wherein, in compiling a designated block of target instructions, the host processor compiles a portion of the jump table which corresponds to the designated block and the jump table shadow table for any other block invoked by a signal generated by the designated block.

8. The method of claim 4, further comprising:

grouping the target instructions being grouped into a plurality of blocks;

executing a translation routine to perform the step of translating the target instructions into emulation instructions,

32

the translation routing comprising sets of translation instructions stored in a translation instruction memory,

providing a jump table memory having a plurality of entries, a selected target instruction in the target instruction memory having associated therewith a selected entry in the jump table memory, the selected entry in the jump table memory having stored therein a pointer to a specific one of the sets of translation instructions in the translation instruction memory;

partitioning the jump table memory into segments corresponding to the blocks stored in the target instruction memory; and

uncompacting selected ones of the segments of the jump table memory are in accordance with a recent utilization criteria with non-selected ones of the segments being compacted.

- 9. An instruction emulation system comprising:
- a target instruction memory for storing target instructions coded in accordance with an instruction set of the target processor;
- a host processor which performs the following in coordinated pipeline fashion:
 - (1) decoding the target instructions;

(2) translating the target instructions into emulation instructions, the emulation instructions being formatted in accordance with an instruction set of the host processor;

33

- (3) executing the emulation instructions.
- 10. The apparatus of claim 9, further comprising an emulation instruction area of a memory; and wherein in translating the emulating instructions the host processor stores the emulation instructions in an emulation instruction area of a memory, wherein the executing of the emulation instructions includes obtaining the emulation instructions from the emulation instruction area of memory, and wherein the host processor makes a determination when more emulation instructions are needed for execution by the host processor and, in response to the determination, interrupts the decoding and translating of the target instructions in order to fetch more target instructions.
- 11. The apparatus of claim 9, wherein the target instruction memory has target instructions of differing types, the target instructions stored in the target instruction memory having non-uniform instruction length including a shortest target instruction length;

wherein the host processor executes a translation routine to perform the translating of the target instructions into emulation instructions, the translation routing comprising translation instructions stored in a translation instruction memory, the translation instruction memory having sets of translating instructions for generating emulation instructions for each of the differing types of target instructions, the sets of

translating instructions being formatted in accordance with the host processor instruction set, the emulation instructions generated for a particular target instruction being structured to accomplish a same activity as the particular target instruction for which it is generated; and

a jump table memory having a plurality of entries, each of the plurality of entries in the jump table having an entry length which is no greater than the shortest target instruction length, a selected target instruction in the target instruction memory having associated therewith a selected entry in the jump table memory, the selected entry in the jump table memory having stored therein a pointer to a specific one of the sets of translation instructions in the translation instruction memory.

12. The apparatus of claim 9, wherein the target instructions are grouped into a plurality of blocks, at least some of the blocks having both a signal handing target instruction and a non-signal handling target instruction;

wherein the host processor executes a translation routine to perform the translating of the target instructions into emulation instructions, the translation routing comprising sets of translation instructions stored in a translation instruction memory for generating emulation instructions for each of the differing types of target instructions, the sets of translating instructions being formatted in accordance with the host processor instruction set, the emulation instructions generated for a particular target instruction being structured to accomplish a same activity as the particular target instruction for which it is generated; and

a jump table memory having stored therein a plurality of entries, a selected target instruction in the target instruction memory having associated therewith a selected entry in the jump table memory, the selected entry in the jump table memory having stored therein a pointer to a specific one of the sets of translation instructions in the translation instruction memory;

a jump table shadow memory having a plurality of jump table shadow tables, each jump table shadow table being paired with one of the plurality of blocks having a signal handing target instruction, each jump table shadow table having stored therein a copy of a jump table entry associated with the signal handling target instruction included the block with which the jump table entry table is paired;

wherein, in compiling a designated block of target instructions, the host processor compiles a portion of the jump table which corresponds to the designated block and the jump table shadow table for any other block invoked by a signal generated by the designated block.

13. The apparatus of claim 9, wherein the target instructions are grouped in the target instruction memory into a plurality of blocks:

wherein the host processor executes a translation routine to perform the translating of the target instructions into emulation instructions, the translation routing comprising sets of translation instructions stored in a translation instruction memory,

a jump table memory having a plurality of entries, a selected target instruction in the target instruction memory having associated therewith a selected entry in the jump table memory, the selected entry in the jump table memory having stored therein a pointer to a specific one of the sets of translation instructions in the translation instruction memory;

wherein the jump table memory is partitioned into segments corresponding to the blocks stored in the target instruction memory, and wherein selected ones of the segments of the jump table memory are uncompacted in accordance with a recent utilization criteria and non-selected ones of the segments are compacted.

14. A computer software product including emulation supervisory routine instructions stored in a memory for execution by a host processor to simulate a target processor, the emulation supervisory routine coordinating performance of the following steps in pipelined fashion:

fetching, from a target instruction memory, target instructions coded in accordance with an instruction set of the target processor;

decoding the target instructions;

translating the target instructions into emulation instructions, the emulation instructions being formatted in accordance with an instruction set of the host processor;

37

executing the emulation instructions using the host processor.

15. The computer software product of claim 14, wherein the step of translating the emulating instructions includes storing the emulation instructions in an emulation instruction area of a memory, wherein the step of executing the emulation instructions includes obtaining the emulation instructions from the memory, and wherein the steps coordinated further comprise:

making a determination when more emulation instructions are needed for execution by the host processor, and

in response to the determination, interrupting the decoding and translating of the target instructions in order to fetch more target instructions.

16. The computer software product of claim 14, wherein the target instruction memory has target instructions of differing types, the target instructions stored in the target instruction memory having non-uniform instruction length including a shortest target instruction length; and wherein the steps coordinated further comprise:

executing a translation routine to perform the step of translating the target instructions into emulation instructions, the translation routing comprising translation instructions stored in a translation instruction memory, the translation instruction memory having sets of translating instructions for generating emulation instructions for each of the differing types of target instructions, the sets of translating instructions being formatted

38

in accordance with the host processor instruction set, the emulation instructions generated for a particular target instruction being structured to accomplish a same activity as the particular target instruction for which it is generated; and

administering a jump table memory having a plurality of entries, each of the plurality of entries in the jump table having an entry length which is no greater than the shortest target instruction length, a selected target instruction in the target instruction memory having associated therewith a selected entry in the jump table memory, the selected entry in the jump table memory having stored therein a pointer to a specific one of the sets of translation instructions in the translation instruction memory.

17. The computer software product of claim 14, wherein the steps coordinated further comprise:

grouping the target instructions being grouped into a plurality of blocks, at least some of the blocks having both a signal handing target instruction and a non-signal handling target instruction;

executing a translation routine to perform the step of translating the target instructions into emulation instructions, the translation routing comprising sets of translation instructions stored in a translation instruction memory for generating emulation instructions for each of the differing types of target instructions, the sets of translating instructions being formatted in accordance with the host processor instruction set, the emulation instructions generated for a particular target

instruction being structured to accomplish a same activity as the particular target instruction for which it is generated; and

administering a jump table memory having stored therein a plurality of entries, a selected target instruction in the target instruction memory having associated therewith a selected entry in the jump table memory, the selected entry in the jump table memory having stored therein a pointer to a specific one of the sets of translation instructions in the translation instruction memory;

administering a jump table shadow memory having a plurality of jump table shadow tables, each jump table shadow table being paired with one of the plurality of blocks having a signal handing target instruction, each jump table shadow table having stored therein a copy of a jump table entry associated with the signal handling target instruction included the block with which the jump table entry table is paired;

wherein, in compiling a designated block of target instructions, the host processor compiles a portion of the jump table which corresponds to the designated block and the jump table shadow table for any other block invoked by a signal generated by the designated block.

18. The computer software product of claim 14, wherein the steps coordinated further comprise:


grouping the target instructions being grouped into a plurality of blocks:

executing a translation routine to perform the step of translating the target instructions into emulation instructions, the translation routing comprising sets of translation instructions stored in a translation instruction memory,

administering a jump table memory having a plurality of entries, a selected target instruction in the target instruction memory having associated therewith a selected entry in the jump table memory, the selected entry in the jump table memory having stored therein a pointer to a specific one of the sets of translation instructions in the translation instruction memory;

partitioning the jump table memory into segments corresponding to the blocks stored in the target instruction memory; and

uncompacting selected ones of the segments of the jump table memory are in accordance with a recent utilization criteria with non-selected ones of the segments being compacted.









Fig. 2










Fig. 6






Fig. 7



9/10







Fig. 10





13 June 1997 (13.06.97)





WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

(52) International Application Number:

PCT/EP98/03568

(11) International Publication Number:

PCT/EP98/03568

(22) International Filing Date:

PCT/EP98/03568

PCT/EP98/03568

(23) International Filing Date:

PCT/EP98/03568

(24) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, GW, HU, ID, IL, IS, IP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL,

US

(63) Related by Continuation (CON) or Continuation-in-Part (CIP) to Earlier Application

US

08/874,660 (CIP) 13 June 1997 (13.06.97)

(71) Applicant (for all designated States except US): TELEFONAK-TIEBOLAGET LM ERICSSON (publ) [SE/SE]; S-126 25 Stockholm (SE).

(72) Inventor; and

(30) Priority Data:

08/874,660

Filed on

(75) Inventor/Applicant (for US only): SKOGBY, Staffan [SE/SE]; Bergavägen 2, S-182 53 Danderyd (SE).

(74) Agents: VON FISCHERN, Bernhard et al.; Hoffmann. Eitle, Arabellastrasse 4, D-81925 München (DE).

(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, GW, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: SIMULATION OF COMPUTER PROCESSOR

(57) Abstract

An instruction emulation system translates target instructions into emulation instruction for execution by a host processor. A jump table has pointer entries employed to locate, in a translation instruction memory, sets of translating instruction for generating emulation instructions executable by the host for each of the differing types of target instructions. In one embodiment, each of pointer entries in the jump table has an entry length which is no greater than the shortest target instruction length, thereby enabling the jump table to handle target instructions of non-uniform instruction length. For another embodiment in which the target instructions comprise blocks of target instructions, including signal-handling target instructions, the jump table is augmented by a jump table shadow memory which saves memory requirements for code complication. In another embodiment, the jump table memory is partitioned into segments corresponding to the blocs stored in the target instruction memory. Selected ones of the segments of the jump table memory are uncompacted in accordance with a recent utilization criteria and non-selected ones of the segments are compacted.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
СН	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

INTERATIONAL SEARCH REPORT



In ational Application No PCT/EP 98/03568

A CLACC	TELEGATION OF CURL SOTAL TOTAL		
IPC 6	GO6F9/455		
According t	to International Patent Classification (IPC) or to both national classic	ification and IPC	
B. FIELDS	SEARCHED		
Minimum ac	ocumentation searched (classification system followed by classification $G06F$	ation symbols)	
ITC	GUOF .		
Documenta	ation searcned other than minimum ocumentation to the extent tha	t such documents are included in the fields sea	arched
Electronic d	data base consulted during the international search (name of data	hase and, where practical, search terms used	1
		Jase and, where preduces Jac. 200.	1
		_	
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category ·	Citation of document, with indication, where appropriate, of the r	elevant passages	Relevant to claim No.
X	WO 94 27215 A (APPLE COMPUTER ;	DAVIDIAN	1,4-6,
İ	GARY G (US)) 24 November 1994 cited in the application	ļ	9-11, 14-16
Α	see page 13, line 31 - page 18,	line 32:	14-16 2,3,7,8,
I	figures 7-9	Time SE,	12,13,
ļ	200 noon 21 line 4 = line 25.		17,18
İ	see page 31, line 4 - line 25; of figure 1	Claims 1-5;	
)	
ļ		-/	
		:	
ļ			· · ·
!			
		• .	
X Funt	her documents are listed in the continuation of box C.	Patent family members are listed in	n annex.
° Special ca	stegories of cited documents :	"T" later document published after the intern	national filling date
"A" docume	ent defining the general state of the art which is not lered to be of particular relevance	or priority date and not in conflict with a cited to understand the principle or the	the application but
"E" earlier d	document but published on or after the international	invention "X" document of particular relevance; the ci	
"L" docume	late ont which may throw doubts on pnority claim(s) or	cannot be considered novel or cannot involve an inventive step when the doc	be considered to
citation	is cited to establish the publication date of another n or other special reason (as specified)	"Y" document of particular relevance; the cl cannot be considered to involve an inv	laimed invention
other n		document is combined with one or more ments, such combination being obvious	ore other such docu-
"P" docume later th	ent published prior to the international filing date but nan the priority date claimed	in the art. *&" document member of the same patent f	•
	actual completion of theinternational search	Date of mailing of the international sear	
		,	интероп
0.4		Į.	
28	8 October 1998	05/11/1998	
	nailing address of the ISA	05/11/1998 Authorized officer	
		 	

Form PCT/ISA/210 (second sheet) (July 1992)

INTERESTIONAL SEARCH REPORT

In .ational Application No PCT/EP 98/03568

		PCT/EP 98/03568 .		
Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT				
tegory	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.		
	MAY C: "MIMIC: A FAST SYSTEM/370 SIMULATOR" PROCEEDINGS OF THE OBJECT ORIENTED PROGRAMMING SYSTEMS LANGUAGES AN APPLICATIONS CONFERENCE. (OOPSLA), ORLANDO, OCT. 4 - 8, 1987 SPECIAL ISSUE OF SIGPLAN NOTICES, VOL. 22, NO. 12, DEC.	1-3,6-8, 11-13, 16-18		
	1987, vol. 22, no. 7, 24 June 1987, pages 1-13, XP002009322 MEYROWITZ N			
	see page 4, left-hand column, line 1 - page 5, left-hand column, line 20	4,5,9, 10,14,15		
4	WO 88 07718 A (INSIGNIA SOLUTIONS LIMITED) 6 October 1988 cited in the application see page 7, line 1 - page 14, line 26	1-3,6-8, 11-13, 16-18		

INTERNATIONAL SEARCH REPORT

Information on patent family members

PCT/EP 98/03568

Patent document cited in search repor	t	Publication date		atent family member(s)	Publication date
WO 9427215	Α	24-11-1994	AU US	6629894 A 5574873 A	12-12-1994 12-11-1996
WO 8807718	A .	06-10-1988	GB US DE EP JP	2203572 A,B 5406644 A 3788877 T 0310600 A 1503181 T	19-10-1988 11-04-1995 23-06-1994 12-04-1989 26-10-1989

Form PCT/ISA/210 (patent family annex) (July 1992)

THIS PAGE BLANK (USPTO)